i2c_master

2019.02.12.23:56:55 Datasheet
Overview
  clk_0  i2c_master

All Components
   i2c_1 altera_avalon_i2c 16.1
Memory Map
  i2c_1
csr 

clk_0

clock_source v16.1


Parameters

clockFrequency 50000000
clockFrequencyKnown true
inputClockFrequency 0
resetSynchronousEdges NONE
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

(none)

i2c_1

altera_avalon_i2c v16.1
clk_0 clk   i2c_1
  clock
clk_reset  
  reset_sink


Parameters

USE_AV_ST 0
FIFO_DEPTH 32
FIFO_DEPTH_LOG2 5
clockRate 50000000
deviceFamily UNKNOWN
generateLegacySim false
  

Software Assignments

FIFO_DEPTH 32
FREQ 50000000
USE_AV_ST 0
generation took 0.01 seconds rendering took 0.01 seconds